NI Multisim and Experimental Validation Implementation of Ratioed Logic Gates Using Memristor

Rishav Kumar Pandey¹, Arushi Gupta², Divya Goel³, Poonam Kasturi⁴, Mamta Amol Wagh⁵, Manoj Saxena⁶,*
¹⁲³⁴⁶Department of Electronics, ⁵Department of Mathematics, Deen Dayal Upadhyaya College, University of Delhi
* saxonamanoj77@gmail.com

ABSTRACT

Memristor is a two terminal fundamental passive element and has been at the focus of several leading research groups, across the globe, in past few years. This paper demonstrates the design of logic gates using memristor. It will map to digital logic operation and how this can be used with Boolean logic. The logical operation of basic logic gates can be implemented practically using memristor and CMOS. The Simulations performed demonstrate the truth table for all logic gates and same have been verified experimentally on breadboard as well.

Keywords: Memristor, Mem-AND (Memristor AND), Mem-LOG gates (Logic gates), Mem-OR (Memristor OR) and Ni-Multisim.

INTRODUCTION

There are two general types of components used in electronic i.e., passive (e.g. resistor, capacitor and inductor) and active (e.g. transistors and integrated circuits). Memristor are a new addition to this family which come under the category of passive elements. Memristor, a non linear (device) element, is an actively researched device now-a-days which was theoretically proposed by Leon Chua (1) in 1971 as the fourth circuit element besides the three well-known circuit elements; namely, resistor, capacitor and inductor. For a long time, it remained just as a theoretical element and rarely appeared in literature because of having no simple and practical realization and also because of its peculiar pinched hysteresis loop characteristics. In 2008, a group of researchers from HP laboratories (2) reported for the first time the fabrication feasibility of the device (having electrical characteristics similar to that of memristor) by growing TiO₂ thin film containing doped and un-doped regions between two metal contacts at nanometer scale. In past, several research groups have reported implementation of Digital Circuits based on Memristor through MATLAB Simulation (3-5) and SPICE modeling (6-7).

The MATLAB model (8-9) passes parameter for direct computation of various integral quantities such as voltage and current.

The theoretical proposed model of memristor given by HP labs has also been simulated using PSPICE (10). One of the major area of interest is the Ratioed logic gates by using Memristor. The basic Boolean logic operation AND, OR, NAND, NOT and XOR can be implemented with memristors. In the present work, the logic gates have been simulated using E.D.A. tool, NI Multisim (11) and experimentally verified on breadboard using discrete
components as given in (Table-I). AND and OR gates consist of two memristors connected in series, the only difference being that the two memristors are connected in a manner such that they have opposite polarity w.r.t where the inputs are applied.

Table-I components used with their respective values to implement the logic gates.

<table>
<thead>
<tr>
<th>Components</th>
<th>Values</th>
<th>Quantity(respective)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resistor</td>
<td>22kΩ, 220Ω, 3kΩ, 2kΩ</td>
<td>2, 2, 1, 1</td>
</tr>
<tr>
<td>Op-amp</td>
<td>LMC6482AIN</td>
<td>2</td>
</tr>
<tr>
<td>J-K Flip-Flop</td>
<td>7476</td>
<td>2</td>
</tr>
</tbody>
</table>

METHODOLOGY

The use of memristors to perform logical operations has been proposed in several different ways. In (12), memristors are used as a reconfigurable switch. Kvatinsky et al (13) presented a hybrid memristor-CMOS logic family: memristor ratioed logic (MRL) and recently reported Memristor-Based Material Implication (IMPLY) Logic (14). In the present work, a simplified approach has been used to implement Logic gates using memristors. Since memristor is not commercially available as a physical device, several emulator circuits have been proposed (15)(16) which generate the same characteristics of the device proposed by Leon Chua. We have used the two op-amp approach (15) to emulate memristor characteristics both in simulation as well as hardware implementation.

Operation of Memristor

![Figure I Basic Chua's diode memristor symbol (direction of current from CDN to CDP)](image1)

![Figure II Basic Chua's diode memristor symbol (direction of current from CDN to CDP)](image2)

Figure I and II show the relationship of memristance with the direction of current or in other words the applied voltage. The memristance of a memristor is correspondingly set to the most (Ron) or the least conductive state (Roff) depending on the direction of the current flow through it (17). When current flows from CDN to CDP (Figure I), the memristance is set to Ron, and when current flows from terminal CDP to CDN (Figure II) the memristance is set to Roff. The off resistance is much greater than the on resistance i.e., Ron << Roff.

**Mem-LOG Gates**

The Boolean logics can be designed using three methodologies i.e. Material Implication (IMPLY) based logic (14)(18), Memristor Ratioed Logic (19) and Memristor/CMOS Threshold logic (20). The CMOS Threshold logic is faster as compared with Ratioed logic but the ratioed logic is simpler.
**Mem-AND Gate**

The schematic diagram of two input AND gate (17) is shown in (Figure III) where MR represents Memristor. MR0 and MR1 are two memristors connected in series. Inputs are applied to CDp terminals of individual memristors. Output is taken from CDN terminals connected together.

![Figure III A logical AND operation using memristor as voltage divider.](image)

**Working of Mem-AND**

The working of two input logic AND is explained below and is shown in (Figure IV)

![Figure IV Logic computation of AND gate using Memristors.](image)

**Case 1:** Figure IV (a)

When input A = 1(Vcc) and input B = 1(Vcc) i.e., both the inputs are connected to 5V, both the memristors are at same potential. Both the memristors (MR0 & MR1) in the voltage divider circuit being at equipotential no current flows through them and thus the output will be high i.e., Y = Vcc or logic 1.

**Case 2:** Figure IV (b)

When input A = 0 and input B = 0, still no current flows through MR0 and MR1 there is no potential difference across the voltage divider circuit and therefore output Y = GND or logic 0.
Case 3: Figure IV (c)

When input A=1 and input B=0 because of potential difference the current flows from Vcc to GND in a direction such that the resistance of MR0 increases to a level $R_{off}$ while the resistance of MR1 is decreased to a level say $R_{on}$. Output Y will be the voltage drop across MR1 memristor. From voltage divider rule,

$$Y = \frac{V_{CC} \times R_{on}}{R_{on} + R_{off}}$$

Since, $R_{on} \ll R_{off}$ therefore $R_{on} + R_{off} \approx R_{off}$ and hence $Y < V_{cc - 0}$.

Case 4: Figure IV (d)

When A=0 and B=1, current will still flow from Vcc to GND, because of potential difference but now the resistance of MR1 increases to a level $R_{off}$ while the resistance of MR0 is decreased to a level $R_{on}$. The output will now be the voltage drop across memristor MR0. From voltage divider rule,

$$Y = \frac{V_{CC} \times R_{on}}{R_{on} + R_{off}}$$

Since, $R_{on} \ll R_{off}$ therefore $R_{off} + R_{on} \approx R_{off}$ and hence $Y < V_{cc - 0}$.

(Figure V) shows the NI-Multisim implementation of logic AND using two memristors MR0 and MR1 where each memristor is implemented by the two op-amp emulator circuit. The 2-bit counter is used to generate all four possible input combinations (00, 01, 10, 11) as inputs to the AND gate.
(Figure VI) shows simulated output waveform of logic AND gate verifying the truth table for logic AND operation where,

Vc1 - Voltage signal to the input A of the gate.
Vc2 – Voltage signal to the input B of the gate.
Vc3 – Voltage signal at the output of logic AND gate.

![Waveform Image]

Figure VI Timing waveform (Simulated) of AND gate where Vc1 and Vc2 are the voltage signals of input A and input B for two input Mem-AND, Vc3 represents the output of AND gate.

(Table-II) shows the Voltage Levels at the Output of Different Op-Amps in (Figure V) where in the two op-amp emulator circuit of Chua’s Diode (Memristor) U2A is the First op-amp of MR0 & U5A is the Second op-amp of MR0. Similarly, U3A is the First op-amp of MR1 & U4A is the Second op-amp of MR1.

Table II Representing the Voltage Level at the Outputs of Logic AND and Different Op-Amps of (Figure V).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1.03mV</td>
<td>1.16mV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2.30V</td>
<td>3.20V</td>
<td>-8.11V</td>
<td>-7.10V</td>
<td>-230mV</td>
<td>-320mV</td>
<td>8.11V</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2.30V</td>
<td></td>
<td>8.11V</td>
<td>8.2V</td>
<td>5.27V</td>
<td>5.20V</td>
<td>-8.11V</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>5.00V</td>
<td>5.88V</td>
<td></td>
<td></td>
<td>5.00V</td>
<td>5.09V</td>
<td>5.00V</td>
</tr>
</tbody>
</table>

Close proximity of simulated results with experimental results validates the implementation topology of AND gate using memristors.

Experimental Set-Up for Mem-OR realization

Operation of Mem-OR Gate
(Figure VII) shows the experimental set-up. The schematic diagram of two inputs OR gate (17) is as shown in (Figure VIII) where MR represents Memristor. MR0 and MR1 are two memristors connected in series. Inputs are applied to CDN terminals of individual memristor. Output is taken from CDN terminals connected together.
The working of logic for four input combinations is explained below and is graphically represented in (Figure IX).

Case 1: Figure IX (a)

When input A=1(V CC) and input B=1(V CC) i.e., both the input are connected to 5V, thus both the memristor are at same potential and hence no current flows through the memristors and output will be connected to high i.e., Y= V CC or logic 1.

Case 2: Figure IX (b)

When input A=0 and input B=0, being at equipotential no current flows through the circuit and therefore output Y= GND or logic 0.

Case 3: Figure IX (c)

When input A=1 and input B=0, the current flows from V cc to GND in a direction such that the resistance of MR0 decreases to a level R on while the resistance of MR1 is increased to a level sayR off The output will now be the voltage drop across memristor MR1. From voltage divider rule,

\[ Y = \frac{V_{CC} \times R_{on}}{R_{on} + R_{off}} \]

Since, \( R_{on} \ll R_{off} \), therefore \( R_{on} \approx R_{off} \) and hence \( Y = V_{cc} \).
Case 4: Figure IX (d)

When input A=0 and input B=1, current still flows from V\textsubscript{cc} to GND, but the resistance of MR1 decreases to a level R\textsubscript{on} while the resistance of MR0 is increased to a level R\textsubscript{off output} will now be given by the voltage drop across MR0. From voltage divider rule,

\[ Y = \frac{V\textsubscript{CC} \times R_{on}}{R_{on} + R_{off}} \]

Since, R\textsubscript{on}<<R\textsubscript{off} therefore R\textsubscript{off}+R\textsubscript{on} \approx R\textsubscript{off} and hence Y =V\textsubscript{cc}.

(Table-III) shows the Voltage Level at the Output of Different Op-Amps of (Figure X). Close proximity of simulated results with experimental results validates the implementation topology of OR gate using memristors.

Table-III Representing the Voltage Level at the Outputs of Logic OR and Different Op-Amps as shown in (Figure X).

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>OR Gate(Output)</th>
<th>U2A</th>
<th>U5A</th>
<th>U3A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Sim.</td>
<td>Exp.</td>
<td>Sim.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>-8.13V</td>
<td>-8.11V</td>
<td>-8.17V</td>
<td>-8.11V</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>8.19V</td>
<td>8.20V</td>
<td>8.12V</td>
<td>8.06V</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>8.11V</td>
<td>8.19V</td>
<td>8.12V</td>
<td>8.18V</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>8.11V</td>
<td>8.20V</td>
<td>8.11V</td>
<td>8.38V</td>
</tr>
</tbody>
</table>
(Figure X) shows NI-Multisim implementation of logic OR using two memristors MR0 and MR1. The 2-bit counter is used to generate all four possible input combinations (00, 01, 10, 11) for OR gate, whereas (Figure XI) shows simulated output waveform of logic AND gate verifying the truth table for logic AND operation, where,

- \( V_{c1} \) - Voltage signal to input A of the gate.
- \( V_{c2} \) – Voltage signal to input B of the gate.
- \( V_{c3} \) – Voltage signal at output of logic AND

Logical Implementation of Mem-NAND and Mem-NOR

(Figure XII and XIII) represents logical NAND and NOR gate implementation using memristors and CMOS inverter. For the case of NAND gate when \( A=1 \) and \( B=1 \), no current flows through circuit. The output of AND gate is logic 1 which is inverted by CMOS inverter and hence produces the output \( Y=\text{GND} \). For the case when \( A=0 \) and \( B=0 \), the output before
CMOS inverter is 0 and the final output is \( Y = V_{cc} \) or logic 1. For the case when either of the input is connected to \( V_{cc} \) while the other input is grounded, the logic 1 is obtained as output and hence verifies its truth table.

![Figure XII](image1.png) A logical NAND gate using memristors and CMOS inverter

![Figure XIII](image2.png) A logical NOR gate using memristors and CMOS inverter

(Table-IV) shows the simulated results of the NAND and NOR gate and the output voltage levels shows that the simulated results are in consonance with the ideal truth table of the logic gates.

Table-IV represents the simulated results of NAND and NOR gate using NI Multisim.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>NAND</th>
<th>NOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>LOGIC 1</td>
<td>5.00V</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>LOGIC 1</td>
<td>3.71V</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>LOGIC 1</td>
<td>3.71V</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>LOGIC 0</td>
<td>50nV</td>
</tr>
</tbody>
</table>

RESULTS

In this paper, implementation of memristor based AND and OR gate have been demonstrated through NI Multisim and results so obtained are in consonance with the experimental results.

DISCUSSION

The fourth basic circuit element was proposed in 1971 by Leon Chua and was first manufactured in 2008 by HP labs. Memristor which is a two terminal now fundamental electronic device is passive in nature and exhibits non-linear dynamics. Memristor which does have a potential in the analog domain but here it is used as a two state switch for binary digital application depending upon the another state \( R_{on}/R_{off} \) polarity of the applied voltage and the direction of current through it its potential to shift its memresistance value from one state \( R_{off} / R_{on} \) to another state \( R_{on}/R_{off} \) makes it a simple device to implement binary logic. Though compliment is not possible with memristor, but because of its compatibility with CMOS integration, the complete set of Boolean logic can be implemented using memristors. In the work presented our focus has been on implementation, realization, functioning and analysis of memristor and memristive circuits in the binary domain with discrete components and actual circuits rather than focusing only on the computational methods of analysis. In the
present work op-amps have been used to emulate memristors which are then further used to implement various logic gates and the truth tables have been verified experimentally as well. The spikes observed in the simulation are due to parasitic capacitances.

CONCLUSIONS

In the present work, implementation of logic gates using Memristors has been presented. The close agreement of the simulated results of the AND and OR gate with the experimental results validates the approach and the approach can be extended to make combinational and sequential circuits.

ACKNOWLEDGMENTS

The work is part of the Innovation Project DDU-302 (2015) and the authors would like to acknowledge University of Delhi, New Delhi for providing financial assistance for carrying out the work.

REFERENCES